Wireless Design & Development

Now on Wireless Design & Development
Single-chip Reference Designs Available for any Base or Relay...

Search Sponsor: WDD Search Sponsor


Subscribe






Product News

E-mail for more information

Company's other products

E-mail to a colleague

See similar products

Printer friendly format

Clocking Family Provides Optimum Noise Performance



National Semiconductor Corporation introduces its family of three ultra low-noise and fully-featured clock buffers, dividers and distributors that simplify system clock design while providing a low additive noise. The high-performance devices divide and distribute low-jitter clocks throughout high-performance systems such as wireless infrastructure, test and measurement, and medical ultrasound and imaging. The LMK010x0 family is offered in three output configurations: The LMK01000 has a mix of three low-voltage differential signaling (LVDS) and five low-voltage positive-emitter-coupled logic (LVPECL) outputs, the LMK01010 has eight LVDS outputs to address low-power applications, and the LMK01020 has eight LVPECL outputs to support ultra high-performance applications. The LMK01000 offers 8.9 mW-ps per channel, while the LMK01010 is rated at 5.3 mW-ps per channel and the LMK01020 at 11.2 mW-ps per channel.


www.national.com
800-272-9959

National Semiconductor

© 2008 Advantage Business Media



The Tesla Tales

Check out our blog covering the latest wireless tech and some things that are just plain cool.

Click!












ECN Manufacturing.net Wireless Design & Development Product Design & DevelopmentMDT Medical Design Technology
Advantage Business Media